

Oki, Network Solutions for a Global Society

OKI Semiconductor

FEDS82V48540-01 Issue Date:Nov. 8, 2002

MS82V48540

393,216-Word × 32-Bit × 4-Bank FIFO-SGRAM

GENERAL DESCRIPTION

The MS82V48540 is a 48-Mbit system clock synchronous dynamic random access memory. In addition to the conventional random read/write access function, the MS82V48540 provides the automatic row address increment function and automatic bank switching function. Therefore, if once the row and column addresses are set, continuous serial accesses are possible while banks are automatically switched till input of the Precharge command. The MS82V48540 is ideal for digital camera and TV buffer memory applications.

FEATURES


- 393,216 words × 32 bits × 4 banks memory (1,536 rows × 256 columns × 32 bits × 4 banks)
- Single 3.3 V ± 0.3 V power supply
- LVTTL compatible inputs and outputs
- Programmable burst length (1, 2, 4, 8 and full page)
- Programmable CAS latency (2, 3)
- Automatic row address increment function and automatic bank switching function
- Power Down operation and Clock Suspend operation
- 3,072 refresh cycles/64 ms
- · Auto refresh and self refresh capability
- Package:

86-pin 400 mil plastic TSOP (II) (TSOPII86-P-400-0.50-K) (Product : MS82V48540-xTA) x indicates speed rank.

PRODUCT FAMILY

Family	Max. Operating Frequency	Access Time	Package
MS82V48540-7	143 MHz	5 ns	96 pin Plantia TSOP (II) (400 mil)
MS82V48540-8	125 MHz	6 ns	86-pin Plastic TSOP (II) (400 mil)

PIN CONFIGURATION (TOP VIEW)




86-Pin Plastic TSOP (II) (Type K)

Pin Name	Function	Pin Name	Function
A0 – A10	Row Address Inputs	WE	Write Enable
A0 – A7	Column Address Inputs	DQM0 – DQM3	DQ Mask Enable
BA0, BA1	Bank Address	DQ0 - DQ31	Data Inputs/outputs
CLK	System Clock Input	V _{CC}	Supply Voltage
CKE	Clock Enable	V _{SS}	Ground
CS	Chip Select	V _{CC} Q	Supply Voltage for DQ
RAS	Row Address Strobe	$V_{SS}Q$	Ground for DQ
CAS	Column Address Strobe	NC	No Connection

Note: The same power supply voltage must be provided to every V_{CC} pin and $V_{CC}Q$ pin. The same GND voltage level must be provided to every V_{SS} pin and $V_{SS}Q$ pin.

BLOCK DIAGRAM



PIN DESCRIPTION

CLK Fetches all inputs at the "H" edge. Disables or enables device operation by asserting or deactivating all inputs except CLK, CKE, DQM0, DQM1, DQM2 and DQM3. Masks system clock to deactivate the subsequent CLK operation. If CKE is deactivated, system clock will be masked so that the subsequent CLK operation is deactivated. CKE should be asserted at least one cycle prior to a new command. Row & column multiplexed. Row address: RA0 – RA10 Column address: CA0 – CA7 Selects bank to be activated during row address latch time and selects bank for precharge and read/write during column address latch time. BA0 = "L", BA1 = "L": Bank A BA0 = "H", BA1 = "L": Bank B BA0 = "H"; BAN = "H": Bank D RAS CAS CAS Functionality depends on the combination. For details, see the function truth table. Masks the read data of two clocks later when DQM0 - DQM3 are set "H" at the "H" edge of the clock signal. DQM0 - DQM3 DQM0 controls DQ0 to DQ7, DQM1 controls DQ8 to DQ15, DQM2 controls DQ16 to DQ23, and DQM3 controls DQ24 to DQ31. DQ0 - DQ31 Data inputs/outputs are multiplexed on the same pin.		
DQM0, DQM1, DQM2 and DQM3. Masks system clock to deactivate the subsequent CLK operation. If CKE is deactivated, system clock will be masked so that the subsequent CLK operation is deactivated. CKE should be asserted at least one cycle prior to a new command. Row & column multiplexed. Row address: RA0 – RA10 Column address: CA0 – CA7 Selects bank to be activated during row address latch time and selects bank for precharge and read/write during column address latch time. BA0 = "L", BA1 = "L": Bank A BA0 = "H", BA1 = "L": Bank B BA0 = "L", BA1 = "H": Bank C BA0 = "H", BA1 = "H": Bank D RAS CAS Functionality depends on the combination. For details, see the function truth table. WE Masks the read data of two clocks later when DQM0 - DQM3 are set "H" at the "H" edge of the clock signal. DQM0 - DQM3 Masks the write data of the same clock when DQM0 - DQM3 are set "H" at the "H" edge of the clock signal. DQM0 controls DQ0 to DQ7, DQM1 controls DQ8 to DQ15, DQM2 controls DQ16 to DQ23, and DQM3 controls DQ24 to DQ31.	CLK	Fetches all inputs at the "H" edge.
CKE If CKE is deactivated, system clock will be masked so that the subsequent CLK operation is deactivated. CKE should be asserted at least one cycle prior to a new command. Row & column multiplexed. Row address: RA0 – RA10 Column address: CA0 – CA7 Selects bank to be activated during row address latch time and selects bank for precharge and read/write during column address latch time. BA0 = "L", BA1 = "L": Bank A BA0 = "H", BA1 = "L": Bank B BA0 = "L", BA1 = "H": Bank C BA0 = "H", BA1 = "H": Bank D RAS CAS Functionality depends on the combination. For details, see the function truth table. WE Masks the read data of two clocks later when DQM0 - DQM3 are set "H" at the "H" edge of the clock signal. DQM0 - DQM3 Masks the write data of the same clock when DQM0 - DQM3 are set "H" at the "H" edge of the clock signal. DQM0 controls DQ0 to DQ7, DQM1 controls DQ8 to DQ15, DQM2 controls DQ16 to DQ23, and DQM3 controls DQ24 to DQ31.	CS	
Address Row address: RA0 – RA10 Column address: CA0 – CA7 Selects bank to be activated during row address latch time and selects bank for precharge and read/write during column address latch time. BA0 = "L", BA1 = "L": Bank A BA0 = "H", BA1 = "L": Bank B BA0 = "L", BA1 = "H": Bank C BA0 = "H", BA1 = "H": Bank D RAS CAS WE Masks the read data of two clocks later when DQM0 - DQM3 are set "H" at the "H" edge of the clock signal. Masks the write data of the same clock when DQM0 - DQM3 are set "H" at the "H" edge of the clock signal. DQM0 - DQM3 DQM0 controls DQ0 to DQ7, DQM1 controls DQ8 to DQ15, DQM2 controls DQ16 to DQ23, and DQM3 controls DQ24 to DQ31.	CKE	If CKE is deactivated, system clock will be masked so that the subsequent CLK operation is
read/write during column address latch time. BA0 = "L", BA1 = "L": Bank A BA0 = "H", BA1 = "L": Bank B BA0 = "L", BA1 = "H": Bank C BA0 = "H", BA1 = "H": Bank D RAS CAS WE Masks the read data of two clocks later when DQM0 - DQM3 are set "H" at the "H" edge of the clock signal. DQM0 - DQM3 Masks the write data of the same clock when DQM0 - DQM3 are set "H" at the "H" edge of the clock signal. DQM0 controls DQ0 to DQ7, DQM1 controls DQ8 to DQ15, DQM2 controls DQ16 to DQ23, and DQM3 controls DQ24 to DQ31.	Address	Row address: RA0 – RA10
Tennetionality depends on the combination. For details, see the function truth table. Masks the read data of two clocks later when DQM0 - DQM3 are set "H" at the "H" edge of the clock signal. Masks the write data of the same clock when DQM0 - DQM3 are set "H" at the "H" edge of the clock signal. DQM3 Controls DQ0 to DQ7, DQM1 controls DQ8 to DQ15, DQM2 controls DQ16 to DQ23, and DQM3 controls DQ24 to DQ31.	BA0, BA1	read/write during column address latch time. BA0 = "L", BA1 = "L": Bank B BA0 = "H", BA1 = "L": Bank B
clock signal. Masks the write data of the same clock when DQM0 - DQM3 are set "H" at the "H" edge of the clock signal. DQM0 controls DQ0 to DQ7, DQM1 controls DQ8 to DQ15, DQM2 controls DQ16 to DQ23, and DQM3 controls DQ24 to DQ31.	CAS	Functionality depends on the combination. For details, see the function truth table.
DQ0 – DQ31 Data inputs/outputs are multiplexed on the same pin.		clock signal. Masks the write data of the same clock when DQM0 - DQM3 are set "H" at the "H" edge of the clock signal. DQM0 controls DQ0 to DQ7, DQM1 controls DQ8 to DQ15, DQM2 controls DQ16 to DQ23, and
	DQ0 - DQ31	Data inputs/outputs are multiplexed on the same pin.

- *Notes: 1. When $\overline{\text{CS}}$ is set "High" at a clock transition from "Low" to "High", all inputs except CLK, CKE, DQM0, DQM1, DQM2, and DQM3 are invalid.
 - 2. When issuing an active, read or write command, the bank is selected by BA0 and BA1.

BA0	BA1	Active, read or write
0	0	Bank A
1	0	Bank B
0	1	Bank C
1	1	Bank D

3. The auto precharge function is enabled or disabled by the A10/AP input when the read or write command is issued.

A10/AP	BA0	BA1	Operation
0	0	0	After the end of burst, bank A holds the active status.
1	0	0	After the end of burst, bank A is precharged automatically.
0	1	0	After the end of burst, bank B holds the active status.
1	1	0	After the end of burst, bank B is precharged automatically.
0	0	1	After the end of burst, bank C holds the active status.
1	0	1	After the end of burst, bank C is precharged automatically.
0	1	1	After the end of burst, bank D holds the active status.
1	1	1	After the end of burst, bank D is precharged automatically.

4. When issuing a precharge command, the bank to be precharged is selected by the A10/AP, BA0 and BA1 inputs.

A10/AP	BA0	BA1	Operation
0	0	0	Bank A is precharged.
0	1	0	Bank B is precharged.
0	0	1	Bank C is precharged.
0	1	1	Bank D is precharged.
1	×	×	All banks are precharged.

COMMAND OPERATION

Mode Register Set Command (\overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} = "Low")

The MS82V48540 has the mode register that defines the operation mode "CAS Latency, Burst Length, Burst Sequence". The Mode Register Set command should be executed just after the MS82V48540 is powered on. Before entering this command, all banks must be precharged. Next command can be issued after t_{RSC}.

The Auto Refresh command performs refresh automatically by the address counter. The refresh operation must be performed 3,072 times within 64 ms and the next command can be issued after t_{RC} from last Auto Refresh command. Before entering this command, all banks must be precharged.

Self Refresh Entry/Exit Command (
$$\overline{CS}$$
, \overline{RAS} , \overline{CAS} , \overline{CKE} = "Low", \overline{WE} = "High")

The self refresh operation continues after the Self Refresh Entry command is entered, with CKE level left "low". This operation terminates by making CKE level "high". The self refresh operation is performed automatically by the internal address counter on the MS82V48540 chip.

In self refresh mode, no external refresh control is required. Before entering self refresh mode, all banks must be precharged. Next command can be issued after t_{RC} .

Single Bank Precharge Command (
$$\overline{CS}$$
, \overline{RAS} , \overline{WE} , A10/AP = "Low", \overline{CAS} = "High")

The Single Bank Precharge command triggers bank precharge operation. Precharge bank is selected by BA0 and BA1.

All Banks Precharge Command (
$$\overline{CS}$$
, \overline{RAS} , \overline{WE} = "Low", \overline{CAS} , A10/AP = "High")

The All Bank Precharge command triggers precharge of all banks.

If this command is executed during special bank active mode, the special bank active mode is terminated.

Bank Active Command (
$$\overline{CS}$$
, \overline{RAS} = "Low", \overline{CAS} , \overline{WE} = "High")

The Bank Active command activates the bank selected by BA0 and BA1. The Bank Active command corresponds to conventional DRAM's \overline{RAS} falling operation. Row addresses "A0 – A10, BA0 and BA1" are strobed.

Write Command (
$$\overline{CS}$$
, \overline{CAS} , \overline{WE} , A10/AP = "Low", \overline{RAS} = "High")

The Write command is required to begin burst write operation. Then burst access initial bit column address is strobed.

The Write with Auto Precharge command is required to begin burst write operation with automatic precharge after the burst write. Any command that interrupts this operation cannot be issued.

Read Command (
$$\overline{CS}$$
, \overline{CAS} , A10/AP = "Low", \overline{RAS} , \overline{WE} = "High")

The Read command is required to begin burst read operation. Then burst access initial bit column address is strobed.

Read with Auto Prechaege Command (CS, CAS = "Low", RAS, WE, A10/AP = "High")

The Read with Auto Precharge command is required to begin burst read operation with auto precharge after the burst read. Any command that interrupts this operation cannot be issued.

No Operation Command (
$$\overline{CS}$$
 = "Low", \overline{RAS} , \overline{CAS} , \overline{WE} = "High")

The No Operation command does not trigger any operation.

Device Deselect Command (\overline{CS} = "High")

The Device Deselect command disables the \overline{RAS} , \overline{CAS} , \overline{WE} and Address input. This command does not trigger any operation.

Data Write/Output Enable Command (DQMi = "Low")

The Data Write/Output Enable command enables DQ0 - DQ31 in read or write.

The each DQM0, 1, 2 and 3 corresponds to DQ0 - DQ7, DQ8 - DQ15, DQ16 - DQ23 and DQ24 - DQ31 respectively.

Data Mask/Output Disable Command (DQMi = "High")

The Data Mask/Output Disable command disables DQ0 - DQ31 in read or write. In read cycle output buffers are disabled after 2 clocks . In write cycle input buffers are disabled at the same clock. The each DQM0, 1, 2 and 3 corresponds to DQ0 - DQ7, DQ8 - DQ15, DQ16 - DQ23 and DQ24 - DQ31 respectively.

Burst Stop Command (\overline{CS} , \overline{WE} = "Low", \overline{RAS} , \overline{CAS} = "High")


The Burst Stop command stops burst access. After the Burst Stop command is entered, the output buffer goes into high impedance state.

SPECIAL READ/WRITE OPERATION

The special read or write operation is activated by executing the Read or Write command after selecting the special page mode with the Mode Register command.

The automatic bank switching and automatic row address increment operations are activated by executing the Bank Active command during Special Page mode, and the serial access starts from the address fetched with the Read or Write command. The burst operation starts from the start address toward the column. When the last column address is reached, the bank is automatically switched and the row address is also automatically incremented and the serial access continues from the start column address. The automatic bank switching and automatic row address increment operations continue until the All Bank Precharge command is executed each time the last column address is reached.

Since the bank switching and row address increment are automatically made during the special read or write operation, the row address proceeds as shown in the following figure.



TRUTH TABLE

Command Truth Table

Function	CS	RAS	CAS	WE		Address			
Function	US	RAS	CAS	VV⊏	BA0, 1	A10/AP	A9 – A0		
Device Deselect	Н	×	×	×	×	×	×		
No Operation	L	Н	Н	Н	×	×	×		
Mode Register Set	L	L	L	L		OP. COD	E		
Auto Refresh	L	L	L	Н	×	×	×		
Bank Activate	L	L	Н	Н	ВА		RA		
Read	L	Н	L	Н	ВА	L	CA (A7 – A0)		
Read with Auto Precharge	L	Н	L	Н	ВА	Н	CA (A7 – A0)		
Write	L	Н	L	L	ВА	L	CA (A7 – A0)		
Write with Auto Precharge	L	Н	L	L	ВА	Н	CA (A7 – A0)		
Precharge Select Bank	L	L	Н	L	ВА	L	×		
Precharge All Banks	L	L	Н	L	×	Н	×		
Burst Stop	Ĺ	Н	Н	Ĺ	×	×	×		

DQM Truth Table

Function	DQMi
Data Write/Output Enable	L
Data Mask/Output Disable	Н

Function Truth Table (1/3)

Current State	CS	RAS	CAS	WE	ВА	Address	Action	Note
Idle	Н	×	×	×		×	NOP	NOLE
idie	L	H	H	H	×		NOP	
	L	H	H	L	× BA	×	ILLEGAL	2
	L	Н	L	×	BA	CA, A10	ILLEGAL	2
	L	L	Н	H	BA	RA	Row Active	
	L	L	L	L	L	Op-Code	Mode Register Write	
	L	L	Н	L	BA	A10	NOP	4
	L	L	L	Н	×	×	Auto Refresh/Self refresh	5
Active (ACT)	H	×	×	×	×	×	NOP	<u> </u>
, 101170 (71017)	L	Н	Н	×	×	×	NOP	
	L	Н.	L	H	BA	CA, A10	Read	
	L	Н	L	L	BA	CA, A10	Write	
	L	L	H	H	BA	RA	ILLEGAL	2
	L	L	Н	L	BA	A10	Precharge	1 -
	L	L	L	×	×	×	ILLEGAL	
Active (Special	Н	×	×	×	×	×	NOP	
Page Mode)	L	Н	Н	×	×	×	NOP	
(SACT)	L	Н	L	Н	ВА	CA	Serial Read	
	L	Н	L	L	ВА	CA	Serial Write	
	L	L	Н	Н	ВА	RA	ILLEGAL	
	L	L	Н	L	ВА	A10: L	ILLEGAL	
	L	L	Н	L	ВА	A10: H	Precharge	
	L	L	L	×	×	×	ILLEGAL	
Read (RD)	Н	×	×	×	×	×	NOP (Continue Row Active after Burst ends)	
	L	Н	Н	Н	×	×	NOP (Continue Row Active after Burst ends)	
	L	Н	Н	L	×	×	Burst Stop → Row Active	
	L	Н	L	Н	ВА	CA, A10	Term Burst, new Read	3
	L	Н	L	L	ВА	CA, A10	Term Burst, start Write	3
	L	L	Н	Н	ВА	RA	ILLEGAL	2
	L	L	Н	L	ВА	A10	Term Burst, execute Precharge	
	L	L	L	×	×	×	ILLEGAL	
Write (WT)	Н	×	×	×	×	×	NOP (Continue Row Active after Burst ends)	
	L	Н	Н	Н	×	×	NOP (Continue Row Active after Burst ends)	
	L	Н	Н	L	×	×	Burst Stop → Row Active	
	L	Н	L	Н	ВА	CA, A10	Term Burst, start Read	3
	L	Н	L	L	ВА	CA, A10	Term Burst, new Write	3
	L	L	Н	Н	ВА	RA	ILLEGAL	2
	L	L	Н	L	ВА	A10	Term Burst, execute Precharge	3
	L	L	L	×	×	×	ILLEGAL	

Function Truth Table (2/3)

Note 1

			1		ı	ı		Note 1
Current State	CS	RAS	CAS	WE	BA	Address	Action	Note
Read with Auto	Н	×	×	×	×	×	NOP (Continue Burst to End and enter Precharge)	
Precharge	L	Н	Н	Н	×	×	NOP (Continue Burst to End and enter Precharge)	
(RAP)	L	Н	Н	L	×	×	ILLEGAL	
	L	Н	L	Н	BA	CA, A10	ILLEGAL	
	L	Н	L	L	ВА	CA, A10	ILLEGAL	
	L	L	Н	Н	ВА	RA	ILLEGAL	2
	L	L	Н	L	ВА	A10	ILLEGAL	2
	L	L	L	×	×	×	ILLEGAL	
Write with Auto	Н	×	×	×	×	×	NOP (Continue Burst to End and enter Precharge)	
Precharge	L	Н	Н	Н	×	×	NOP (Continue Burst to End and enter Precharge)	
(WAP)	L	Н	Н	L	×	×	ILLEGAL	
	L	Н	L	Н	ВА	CA, A10	ILLEGAL	
	L	Н	L	L	ВА	CA, A10	ILLEGAL	
	L	L	Н	Н	ВА	RA	ILLEGAL	2
	L	L	Н	L	ВА	A10	ILLEGAL	2
	L	L	L	×	×	×	ILLEGAL	
Read (Special	Н	×	×	×	×	×	NOP (Continue serial read)	
Page Mode)	L	Н	Н	Н	×	×	NOP (Continue serial read)	
(SRD)	L	Н	Н	L	×	×	ILLEGAL	
	L	Н	L	×	ВА	CA	ILLEGAL	
	L	L	Н	Н	ВА	RA	ILLEGAL	
	L	L	Н	L	ВА	A10: L	ILLEGAL	
	L	L	Н	L	ВА	A10: H	Precharging	
	L	L	L	×	×	×	ILLEGAL	
Write (Special	Н	×	×	×	×	×	NOP (Continue serial write)	
Page Mode)	L	Н	Н	Н	×	×	NOP (Continue serial write)	
(SWT)	L	Н	Н	L	×	×	ILLEGAL	
	L	Н	L	×	ВА	CA	ILLEGAL	
	L	L	Н	Н	ВА	RA	ILLEGAL	
	L	L	Н	L	ВА	A10: L	ILLEGAL	
	L	L	Н	L	ВА	A10: H	Precharging	
	L	L	L	×	×	×	ILLEGAL	
Precharging	<u>-</u> Н	×	×	×	×	×	NOP → Idle after t _{RP}	
(PRE)	L	Н	Н	Н	×	×	NOP → Idle after t _{RP}	
	L	Н	Н	L	ВА	×	ILLEGAL	2
	L	Н	L	×	BA	CA	ILLEGAL	2
	L	L	H	Н	BA	RA	ILLEGAL	2
	L	L	Н	L	BA	A10	NOP	4
	L	L	L	×	×	×	ILLEGAL	Ħ
-					L .,			<u> </u>

Function Truth Table (3/3)

Note 1

Current State	CS	RAS	CAS	WE	ВА	Address	Action	Note
Refreshing	Н	×	×	×	×	×	$NOP \to Idle \; after \; t_{RC}$	
(REF)	L	Н	Н	Н	×	×	$NOP \to Idle \; after \; t_{RC}$	
	L	Н	Н	L	BA	×	ILLEGAL	
	L	Н	L	×	ВА	CA	ILLEGAL	
	L	L	Н	Н	ВА	RA	ILLEGAL	
	L	L	Н	L	ВА	A10	ILLEGAL	
	L	L	L	×	×	×	ILLEGAL	

ABBREVIATIONS

BA = Bank Address

RA = Row Address

CA = Column Address

NOP = No Operation command

Notes: 1. All inputs are enabled when CKE is set high for at least 1 cycle prior to the inputs.

- 2. Illegal to bank in specified state, but may be legal in some cases depending on the state of bank selection.
- 3. To avoid bus contention, satisfy t_{CCD} and t_{DPL} .
- 4. NOP to bank precharging or in idle state. Precharges activated bank by BA or A10/AP.
- 5. Illegal if any bank is not idle.

Function Truth Table for CKE

Current State (n)	CKEn-1	CKEn	CS	RAS	CAS	WE	Address	Action	Note
Self Refresh	Н	×	×	×	×	×	×	INVALID	
(SREF)	L	Н	Н	×	×	×	×	Exit Self Refresh → ABI	
	L	Н	L	Н	Н	Н	×	Exit Self Refresh → ABI	
	L	Н	L	Н	Н	L	×	ILLEGAL	
	L	Н	L	Н	L	×	×	ILLEGAL	
	L	Н	L	L	×	×	×	ILLEGAL	
	L	L	×	×	×	×	×	NOP (Maintain Self Refresh)	
Power Down (PD)	Н	×	×	×	×	×	×	INVALID	
	L	Н	Н	×	×	×	×	Exit Self Refresh \rightarrow ABI	
	L	Н	L	Н	Н	Ι	×	Exit Self Refresh \rightarrow ABI	
	L	Н	L	Н	Н	L	×	ILLEGAL	
	L	Н	L	Н	L	×	×	ILLEGAL	
	L	Н	L	L	×	×	×	ILLEGAL	
	L	L	×	×	×	×	×	NOP (Continue power down mode)	
All Banks Idle	Н	Н	×	×	×	×	×	Refer to Truth Table	6
(ABI)	Н	L	Н	×	×	×	×	Enter Power Down	6
	Н	L	L	Н	Н	Ι	×	Enter Power Down	6
	Н	L	L	Н	Н	L	×	ILLEGAL	6
	Н	L	L	Н	L	×	×	ILLEGAL	6
	Н	L	L	L	Н	Ш	×	ILLEGAL	6
	Н	L	L	L	L	Η	×	Enter Self Refresh	6
	Н	L	L	L	L	Ш	×	ILLEGAL	6
	L	L	×	×	×	×	×	NOP	6
Any State Other	Н	Н	×	×	×	×	×	Refer to Truth Table	
than Listed Above	Н	L	×	×	×	×	×	Begin Clock Suspend Next Cycle	
	L	Н	×	×	×	×	×	Enable Clock of Next Cycle	
	L	L	×	×	×	×	×	Continue Clock Suspension	

Note: 6. Power-down and self refresh can be entered only when all the banks are in an idle state.

Mode Set Address Keys

	Oper	ation Code		CA	S La	tency	В	urst Type	Burst Length				
A8	A7	TM	A6	A5	A4	CL	АЗ	BT	A2	A1	A0	BT = 0	BT = 1
0	0	Mode Setting	0	0	0	Reserved	0	Sequential	0	0	0	1	Reserved
0	1	Vender	0	0	1	Reserved	1	Interleave	0	0	1	2	Reserved
1	0	Use	0	1	0	2			0	1	0	4	4
1	1	Only	0	1	1	3			0	1	1	8	8
Writ	e Bur	st Length *Note 1	1	0	0	Reserved			1	0	0	Reserved	Reserved
A9		Length	1	0	1	Reserved			1	0	1	Reserved	Reserved
0		Burst	1	1	0	Reserved			1	1	0	Special page	Reserved
1		Single Bit	1	1	1	Reserved			1	1	1	Full Page	Reserved

^{*}Note 1: To select Special Page mode, set A9 to "L".

The write burst length during Special Page mode is set only for Burst.

POWER ON SEQUENCE

- 1. With CKE = "H", DQM = "H" and the other inputs in NOP state, turn on the power supply and start the system clock.
- 2. After the V_{CC} voltage has reached the specified level, pause for 200 μs or more with the input kept in NOP state.
- 3. Issue the precharge all bank command.
- 4. Apply an Auto-refresh 8 or more times.
- 5. Enter the mode register command.

Burst Length and Sequence

BL = 2

Starting Address (column address A0, binary)	Sequential Type	Interleave Type		
0	0, 1	Not supported		
1	1, 0	Not supported		

BL = 4

Starting Address (column address A1, A0, binary)	Sequential Type	Interleave Type
00	0, 1, 2, 3	0, 1, 2, 3
01	1, 2, 3, 0	1, 0, 3, 2
10	2, 3, 0, 1	2, 3, 0, 1
11	3, 0, 1, 2	3, 2, 1, 0


BL = 8

Starting Address (column address A2 - A0, binary)	Sequential Type	Interleave Type
000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
001	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
010	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
011	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
101	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
110	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
111	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0


BL = Special, Full : Sequential only

READ/WRITE COMMAND INTERVAL


Read to Read Command Interval




Write to Write Command Interval




Write to Read Command Interval




Read to Write Command Interval






BURST TERMINATION

Burst Read Termination by Precharging in READ Cycle




Burst Read Termination by Precharging in WRITE Cycle




Note: D5 data will not be written

Read Burst Stop Command




Write Burst Stop Command




AUTO PRECHARGE

Read with Auto Precharge



(t_{RAS} is satisfied)

Write with Auto Precharge



ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Voltage on Power Supply Pin Relative to GND	V _{CC}	-0.5 to 4.6	V
Voltage on Input Pin Relative to GND	V _{IN} , V _{OUT}	-0.5 to $V_{CC} + 0.5 \le 4.6$	V
Short Circuit Output Current	los	50	mA
Power Dissipation	P _D *	1	W
Operating Temperature	T _{opr}	0 to 70	°C
Storage Temperature	T _{stg}	-55 to 150	°C

^{*:} Ta = 25 °C

Recommended Operating Conditions

 $(Ta = 0 \text{ to } 70^{\circ}C)$

Parameter	Symbol	Min.	Тур.	Max.	Unit
Dower Supply Voltage	Vcc	3.0	3.3	3.6	V
Power Supply Voltage	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.0	_	V _{CC} + 0.3	V
Input Low Voltage	V _{IL}	-0.3	_	0.8	V

Capacitance

 $(V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, Ta = 25^{\circ}\text{C}, f = 1 \text{ MHz})$

Parameter	Symbol	Min.	Max.	Unit
Input Capacitance (A0 – A10, BA0, BA1)	C _{IN1}	_	5	pF
Input Capacitance (CLK, CKE, CS, RAS, CAS, WE DQM 0 – DQM3)	C _{IN2}	_	5	pF
Output Capacitance (DQ0 – DQ31)	C _{OUT}	_	6	pF

DC Characteristics


Demonstra	0	Test Condition		MS82V48540-7		7 MS82V48540-8		1.1:4	NI-4-
Parameter	Symbol	CKE	Other	Min.	Max.	Min.	Max.	Unit	Note
Output High Voltage	V _{OH}	_	I _{OH} = -2.0 mA	2.4	_	2.4	_	V	
Output Low Voltage	V_{OL}	_	I _{OL} = 2.0 mA	1	0.4	_	0.4	V	
Input Leakage Current	I _{LI}	_	_	-10	10	-10	10	μΑ	
Output Leakage Current	I _{LO}	_	_	-10	10	-10	10	μΑ	
Operating Current (1 Bank)	I _{CC1}	$CKE \geq V_{IH}$	$t_{CK} = t_{CK} min.$ $t_{RC} = t_{RC} min.$ No Burst	l	200	_	180	mA	1, 2
Precharge Standby Current	I _{CC2P}	$\text{CKE} \leq V_{\text{IL}}$	$t_{CK} = t_{CK} \min$.	1	2	_	2	mA	
in Power Down Mode	I _{CC2PS}	$CKE \leq V_{IL}$	$CLK \le V_{IL}$ $t_{CK} = \infty$		2	_	2	mA	
Precharge Standby Current	I _{CC2N}	$\text{CKE} \geq \text{V}_{\text{IH}}$	$\overline{CS} \geq V_{IH}$ $t_{CK} = t_{CK} min.$	l	40	_	40	mA	
in Non Power Down Mode	I _{CC2NS}	$\text{CKE} \geq \text{V}_{\text{IH}}$	$CLK \le V_{IL}$ $t_{CK} = \infty$	l	20		20	mA	
Active Standby Current in	I _{CC3P}	$\text{CKE} \leq V_{\text{IL}}$	$t_{CK} = t_{CK} \min$.		3	_	3	mΑ	
Power Down Mode	I _{CC3PS}	$CKE \le V_{IL}$	$CLK \le V_{IL}$ $t_{CK} = \infty$	_	3	_	3	mA	
Active Standby Current in	I _{CC3N}	$\text{CKE} \geq \text{V}_{\text{IH}}$	$\overline{CS} \geq V_{IH}$ $t_{CK} = t_{CK} min.$	l	50		50	mA	
Non Power Down Mode	I _{CC3NS}	$\text{CKE} \geq V_{\text{IH}}$	$CLK \le V_{IL}$ $t_{CK} = \infty$	l	30		30	mA	
Operating Current (Burst Mode)	I _{CC4}	CKE ≥ V _{IH}	$t_{CK} = t_{CK} min.$	_	240	_	200	mA	1, 2
Refresh Current	I _{CC5}	$\text{CKE} \geq V_{\text{IH}}$	$t_{RC} \ge t_{RC} min.$	_	200	_	180	mΑ	
Self Refresh Current	I _{CC6}	$\text{CKE} \leq 0.2 \text{V}$		-	3	_	3	mΑ	

Notes 1. The maximum value of power supply current is obtained with the output open. 2. Address and data are changed only one time during one cycle.

AC Characteristics

Test conditions


- AC measurements assume $t_T = 1$ ns.
- Reference level for measuring timing of input signals is 1.4 V. Transition times are measured between V_{IH} and V_{II} .
- If t_T is longer than 1 ns, reference level for measuring timing of input signals is $V_{IH\,(MIN.)}$ and $V_{IL\,(MAX)}$.
- An access time is measured at 1.4 V.
- Input levels at the AC testing are 2.4 V/0.4 V.



Synchronous Characteristics

Parameter			MS82V48540-7		MS82V48540-8		Lloit	Nata
			Min.	Max.	Min.	Max.	Unit	Note
Clock Cycle Time	CAS Latency = 3	t _{CK3}	7	_	8	_	ns	
Clock Cycle Time	CAS Latency = 2	t _{CK2}	12	_	12	_	ns	
Access Time from CLK	CAS Latency = 3	t _{AC3}	_	5	_	6	ns	1
Access Time Hom CLK	CAS Latency = 2	t _{AC2}		8		8	ns	1
CLK High Level Width		t _{CH}	2.5	_	3	_	ns	
CLK Low Level Width			2.5	_	3	_	ns	
Data-out Hold Time	Data-out Hold Time			_	2	_	ns	
Data-out Low-impedance Time			0	_	0	_	ns	
Data-out High-impedance	Time	t _{HZ}	_	5	_	6	ns	
Data-in Setup Time		t _{DS}	2	_	2	_	ns	
Data-in Hold Time		t _{DH}	1	_	1	_	ns	
Address Setup Time		t _{AS}	2	_	2	_	ns	
Address Hold Time		t _{AH}	1	_	1	_	ns	
CKE Setup Time			2	_	2	_	ns	
CKE Hold Time			1		1		ns	
Command (CS, RAS, CAS, WE, DQM) Setup Time			2	_	2	_	ns	
Command (CS, RAS, CAS, WE, DQM) Hold Time			1	_	1	_	ns	

Note 1. Output load.




Asynchronous Characteristics


Parameter	0	MS82V48540-7		MS82V48540-8		I Imit	Niete
	Symbol	Min.	Max.	Min.	Max.	Unit	Note
REF to REF/ACT/SACT Command Period	t _{RC}	63	_	72	_	ns	
ACT to PRE Command Period	t _{RAS}	42	120k	48	120k	ns	
SACT to PRE Command Period		6	_	6	_	CLK	
PRE to ACT Command Period		21	_	24	_	ns	
PRE-ALL (Special Page) to SACT Command Period		9	_	9	_	CLK	
Delay Time ACT/SACT to READ/WRITE Command		21	_	24	_	ns	
ACT (0) to ACT (1) Command Period	t _{RRD}	14	_	16	_	ns	
READ/WRITE to READ/WRITE Command Period	t _{CCD}	7	_	8	_	ns	
Data-in to PRE Command Period	t _{DPL}	7	_	8	_	ns	
Data Output to WRITE Command Input Time	t _{OWD}	14	_	16	_	ns	
Mode Register Set Cycle Time		14	_	16	_	ns	
Transition Time		1	30	1	30	ns	
Refresh Time		_	64	_	64	ms	

TIMING WAVEFORM


READ/WRITE CYCLE (BL = 2, CL = 3)




Special READ CYCLE (BL = Special Page, CL = 3)




Special WRITE CYCLE (BL = Special Page, CL = 3)




Mode Register Set




Auto Reflesh




Self Reflesh (Entry and Exit)




Burst Termination by Precharging (BL = 8, CL = 3)



Auto Precharging (BL = 4, CL = 3)





Power Down Mode and Clock Suspension (BL = 4, CL = 2)



CLOCK Suspend Exit & Power Down Exit

- 1) Clock Suspend (= Active Power Down) Exit
- 2) Power Down (= Precharge Power Down) Exit







Notes: 1. Active power down: one or both bank active state.

- 2. Precharge power down: both bank precharge state.
- 3. NOP should be issued. And new command can be issued after 1 Clock.


Byte Read/Write Operation (by DQM) (BL = 4, CL = 3)




Burst Read and Single Write (BL = 4, CL = 3)




Random Column Read (Continuous Read of Same Bank) (BL = 4, CL = 3)




Random Column Write (Continuous Write of Same Bank) (BL = 4, CL = 3)



Interleaved Column Read (BL = 4, CL = 3)




Interleaved Column Write (BL = 4, CL = 3)



PACKAGE DIMENSIONS

(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

REVISION HISTORY

Document		Page						
No.	Date	Previous Edition	Current Edition	Description				
		_	-	First edition				
	Nov. 8, 2002	1	1	Changed the speed rank indication in "Package" of the FEATURES Section from "XX to "x".				
		'	-	Changed the device names in the Family column in the table of the PRODUCT FAMILY Section.				
FEDS82V48540-01		Nov. 8, 2002	22	22	Changed the names of the family devices in the table of the DC Characteristics Section.			
		24	24	Changed the names of the family devices in the table of the Synchronous Characteristics Section.				
		25	25	Changed the names of the family devices in the table of the Asynchronous Characteristics Section.				

NOTICE

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2002 Oki Electric Industry Co., Ltd.